SOLVED: 4.2.4 D Flip-Flop with Asynchronous Reset and Synchronous Load: Draw a schematic to show how you would add combinational logic along with two new inputs (R and L) to a conventional
D Flip Flop with Asynchronous Reset - VLSI Verify
Edge Triggered D Flip-Flop with Asynchronous Set and Reset Tutorial
Verilog Flip Flop with Enable and Asynchronous Reset - EEWeb